Low-Power High-Speed ADCs for Nanometer CMOS Integration

Low-Power High-Speed ADCs for Nanometer CMOS Integration
Author :
Publisher : Springer Science & Business Media
Total Pages : 95
Release :
ISBN-10 : 9781402084508
ISBN-13 : 1402084501
Rating : 4/5 (501 Downloads)

Book Synopsis Low-Power High-Speed ADCs for Nanometer CMOS Integration by : Zhiheng Cao

Download or read book Low-Power High-Speed ADCs for Nanometer CMOS Integration written by Zhiheng Cao and published by Springer Science & Business Media. This book was released on 2008-07-15 with total page 95 pages. Available in PDF, EPUB and Kindle. Book excerpt: Low-Power High-Speed ADCs for Nanometer CMOS Integration is about the design and implementation of ADC in nanometer CMOS processes that achieve lower power consumption for a given speed and resolution than previous designs, through architectural and circuit innovations that take advantage of unique features of nanometer CMOS processes. A phase lock loop (PLL) clock multiplier has also been designed using new circuit techniques and successfully tested. 1) A 1.2V, 52mW, 210MS/s 10-bit two-step ADC in 130nm CMOS occupying 0.38mm2. Using offset canceling comparators and capacitor networks implemented with small value interconnect capacitors to replace resistor ladder/multiplexer in conventional sub-ranging ADCs, it achieves 74dB SFDR for 10MHz and 71dB SFDR for 100MHz input. 2) A 32mW, 1.25GS/s 6-bit ADC with 2.5GHz internal clock in 130nm CMOS. A new type of architecture that combines flash and SAR enables the lowest power consumption, 6-bit >1GS/s ADC reported to date. This design can be a drop-in replacement for existing flash ADCs since it does require any post-processing or calibration step and has the same latency as flash. 3) A 0.4ps-rms-jitter (integrated from 3kHz to 300MHz offset for >2.5GHz) 1-3GHz tunable, phase-noise programmable clock-multiplier PLL for generating sampling clock to the SAR ADC. A new loop filter structure enables phase error preamplification to lower PLL in-band noise without increasing loop filter capacitor size.


Low-Power High-Speed ADCs for Nanometer CMOS Integration Related Books

Low-Power High-Speed ADCs for Nanometer CMOS Integration
Language: en
Pages: 95
Authors: Zhiheng Cao
Categories: Technology & Engineering
Type: BOOK - Published: 2008-07-15 - Publisher: Springer Science & Business Media

GET EBOOK

Low-Power High-Speed ADCs for Nanometer CMOS Integration is about the design and implementation of ADC in nanometer CMOS processes that achieve lower power cons
Low-Power Low-Voltage Sigma-Delta Modulators in Nanometer CMOS
Language: en
Pages: 180
Authors: Libin Yao
Categories: Technology & Engineering
Type: BOOK - Published: 2006-07-09 - Publisher: Springer Science & Business Media

GET EBOOK

this book is not suitable for the bookstore catalogue
High-Resolution and High-Speed Integrated CMOS AD Converters for Low-Power Applications
Language: en
Pages: 181
Authors: Weitao Li
Categories: Technology & Engineering
Type: BOOK - Published: 2017-08-01 - Publisher: Springer

GET EBOOK

This book is a step-by-step tutorial on how to design a low-power, high-resolution (not less than 12 bit), and high-speed (not less than 200 MSps) integrated CM
Proceedings of the Third International Conference on Microelectronics, Computing and Communication Systems
Language: en
Pages: 673
Authors: Vijay Nath
Categories: Technology & Engineering
Type: BOOK - Published: 2019-05-23 - Publisher: Springer

GET EBOOK

The book presents high-quality papers from the Third International Conference on Microelectronics, Computing & Communication Systems (MCCS 2018). It discusses t
Low-Power High-Resolution Analog to Digital Converters
Language: en
Pages: 311
Authors: Amir Zjajo
Categories: Technology & Engineering
Type: BOOK - Published: 2010-10-29 - Publisher: Springer Science & Business Media

GET EBOOK

With the fast advancement of CMOS fabrication technology, more and more signal-processing functions are implemented in the digital domain for a lower cost, lowe