High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip

High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip
Author :
Publisher : Springer
Total Pages : 210
Release :
ISBN-10 : 9789811010736
ISBN-13 : 9811010730
Rating : 4/5 (730 Downloads)

Book Synopsis High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip by : Zheng Wang

Download or read book High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip written by Zheng Wang and published by Springer. This book was released on 2017-06-23 with total page 210 pages. Available in PDF, EPUB and Kindle. Book excerpt: This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures.


High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip Related Books

High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip
Language: en
Pages: 210
Authors: Zheng Wang
Categories: Technology & Engineering
Type: BOOK - Published: 2017-06-23 - Publisher: Springer

GET EBOOK

This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design ab
Multiprocessor System-on-Chip
Language: en
Pages: 268
Authors: Michael Hübner
Categories: Technology & Engineering
Type: BOOK - Published: 2010-11-25 - Publisher: Springer Science & Business Media

GET EBOOK

The purpose of this book is to evaluate strategies for future system design in multiprocessor system-on-chip (MPSoC) architectures. Both hardware design and int
Analyse Et Caractérisation Des Couplages Substrat Et de la Connectique Dans Les Circuits 3D
Language: en
Pages: 178
Authors: Fengyuan Sun
Categories:
Type: BOOK - Published: 2016 - Publisher: Editions Publibook

GET EBOOK

The proposal of doubling the number of transistors on an IC chip (with minimum costs and subtle innovations) every 24 months by Gordon Moore in 1965 (the so-cal
Energy Efficient Computing & Electronics
Language: en
Pages: 433
Authors: Santosh K. Kurinec
Categories: Computers
Type: BOOK - Published: 2019-01-31 - Publisher: CRC Press

GET EBOOK

In our abundant computing infrastructure, performance improvements across most all application spaces are now severely limited by the energy dissipation involve
Design of Cost-Efficient Interconnect Processing Units
Language: en
Pages: 292
Authors: Marcello Coppola
Categories: Technology & Engineering
Type: BOOK - Published: 2020-10-14 - Publisher: CRC Press

GET EBOOK

Streamlined Design Solutions Specifically for NoC To solve critical network-on-chip (NoC) architecture and design problems related to structure, performance and